

How Computers Work

Lecture 3


A Direct Execution RISC Processor: The Unpipelined BETA

How Computers Work Lecture 3 Page 1



What you can do with very little:

Each instruction class can be implemented using a few simple components.

Components:




How Computers Work Lecture 3 Page 2



Review: β ALU Operations

What the machine sees (32-bit instruction word):




What we prefer to see: symbolic ASSEMBLY LANGUAGE

ADD(ra, rb, rc) $rc \leftarrow \langle ra \rangle + \langle rb \rangle$

"Add the contents of ra to the contents of rb; store the result in rc"

Alternative instruction format:



ADDC(ra, const, rc) $rc \leftarrow \langle ra \rangle + \text{sext}(\text{const})$

"Add the contents of ra to const; store the result in rc"

SIMILARLY FOR:

- SUB, SUBC
- (optional) MUL, MULC
- DIV, DIVC

BITWISE LOGIC:

- AND, ANDC
- OR, ORC
- XOR, XORC


SHIFTS:

- SHL, SHR, SAR (shift left, right; shift arith right)


COMPARES

- CMPEQ, CMPLT, CMPLE

A Descending Data Flow View of the Beta




Combinational Read Port on Memory





How Computers Work Lecture 3 Page 7

Data Register

- Works like a camera
 - D = image
 - Q = picture
 - E = On/Off Switch
 - clock = shutter release button




How Computers Work Lecture 3 Page 8




Selector (a.k.a. Multiplexor / MUX)

- Output Q is selected to be 1 of N inputs
- N is a power of 2
- K select inputs, $K = \log_2(n)$
- May be ganged to select one W-bit word out of N multi-bit words




How Computers Work Lecture 3 Page 11

A Descending Data Flow View of the Beta





How Computers Work Lecture 3 Page 12



Review: β Branches

<p>Conditional:</p> <p>BRNZ(ra, label, rc)</p> <p>BRZ(ra, label, rc)</p> <p>Unconditional:</p> <p>BRZ(r31, label, rc)</p> <p>Indirect:</p> <p>JMP(ra, rc)</p>	<p>rc = <PC>+1; then</p> <p>if <ra> nonzero then</p> <p style="padding-left: 20px;">PC <- <PC> + displacement</p> <p>if <ra> zero then</p> <p style="padding-left: 20px;">PC <- <PC> + displacement</p> <p>rc = <PC>+1; then</p> <p style="padding-left: 20px;">PC <- <PC> + displacement</p> <p>rc = <PC>+1; then</p> <p style="padding-left: 20px;">PC <- <ra></p>	<div style="border: 2px solid black; padding: 10px; width: fit-content; margin: auto;"> <p><i>Note:</i> "displacement" is coded as a CONSTANT in a field of the instruction!</p> </div>
---	--	---

How Computers Work Lecture 3 Page 14



Review: β Loads & Stores

LD(ra , C , rc) $rc \leftarrow \langle \text{Mem}[\langle ra \rangle + \text{sext}(C)] \rangle$



old ST(rc , C , ra) $\text{Mem}[\langle ra \rangle + \text{sext}(C)] \leftarrow \langle rc \rangle$
 New ST(ra , C , rc) $\text{Mem}[\langle rc \rangle + \text{sext}(C)] \leftarrow \langle ra \rangle$

How Computers Work Lecture 3 Page 17

Straightening Out Store

- Old Format: ST(Rc , C , Ra)
 - $\text{Mem}[\langle Ra \rangle + C] \leftarrow \langle Rc \rangle$
 - ST($R1$, 2, $R3$) means $\text{Mem}[\langle R3 \rangle + 2] \leftarrow \langle R1 \rangle$
- New Format: ST(Ra , C , Rc)
 - $\text{Mem}[\langle Rc \rangle + C] \leftarrow \langle Ra \rangle$
 - ST($R1$, 2, $R3$) means $\text{Mem}[\langle R3 \rangle + 2] \leftarrow \langle R1 \rangle$
- Both versions of Store work “from left to right” in **assembly language**.
- Difference is only in the **binary encoding** of the instruction, and the **hardware implementation’s decoding** of the binary encoding.

How Computers Work Lecture 3 Page 18



LDR

Load Relative


- Used for loading large (32 bit) constants with data from the instruction stream.
- Depends on the fact data and instruction memory are ports of one main memory.
- Use: LDR (label, Rc)
- RTL Description: $Rc \leftarrow \text{Mem}[\text{NextPC} + \text{Offset}]$
- Note that Ra is ignored, Offset is calculated from label

```

...
LDR (label, R1)
BR (label + 1)
label: 123456789
...
    
```

How Computers Work Lecture 3 Page 21

A Descending Data Flow View of the Beta



How Computers Work Lecture 3 Page 22

Control Logic Truth Table

We can specify it via a table of the form ...

Control Logic Inputs:

OPCODE	OP	OPC	LD	ST	BRZ		BRNZ		JMP	LDR	(Illegal)		
					0	1	0	1					
Z													

Control Logic Outputs:

PCSEL													
RA2SEL													
ASEL													
BSEL													
WDSEL													
ALUFN													
Wr													
WERF													
WASEL													

YOU should be able to fill in this table!

How Computers Work Lecture 3 Page 23

Next Time - How to Add

